https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66081

            Bug ID: 66081
           Summary: Invalid ARM ldrb instruction offset
           Product: gcc
           Version: 4.8.0
            Status: UNCONFIRMED
          Severity: major
          Priority: P3
         Component: target
          Assignee: unassigned at gcc dot gnu.org
          Reporter: SimmonsCal at gmail dot com
  Target Milestone: ---

Created attachment 35506
  --> https://gcc.gnu.org/bugzilla/attachment.cgi?id=35506&action=edit
MQX web server supplement

4.8 2013q4
GCC arm cross compile code generation problem.
if (session->response.hdrsent == 0)
Generates
0000f550:   ldr r3, [r7, #8]
0000f552:   ldrb.w r3, [r3, #93]    ; 0x5d
Maximum offset of ldrb instruction is 31 vs. 93 in generated instruction.

Reply via email to