------- Comment #81 from ubizjak at gmail dot com  2007-03-14 15:30 -------
(In reply to comment #79)

>         movsd   %xmm2, (%rsp)
>         fldl    (%rsp)
>         movsd   %xmm1, (%rsp)
>         fldl    (%rsp)
>         fxch    %st(1)
> .L120:
>         fprem
>         fnstsw  %ax
>         sahf
>         jp      .L120
>         fstp    %st(1)

This is correct asm for MOD [fmod] function.

> And double strange, because athlon should not generate sahf, as it is not in
> TARGET_USE_SAHF group of processors.

Huh, I somehow misread opteron for athlon. Your code is OK for x86_64, but it
looks to me that you will have to upgrade binutils.


-- 


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=29975

Reply via email to