On Thu, 2009-06-25 at 16:50 -0700, Jesse Barnes wrote: > Is this mixing up the pixel block definition of sync vs the basic > block definition (which has all the composite, green etc bits)?
The VESA spec seems to allow detailed modes to send sync signals in different ways -- embedded with the analog signal, on one separate wire or on two separate wires. > Looks ok, but according to wikipedia hsync+ is 1<<1 and vsync+ is 1<<2 > instead. Other than that the #defines look ok (and I wouldn't trust > wikipedia; iirc it had a few errors when I looked at it last). Wikipedia is correct and my code was wrong. good catch! -- [email protected]
signature.asc
Description: This is a digitally signed message part
------------------------------------------------------------------------------
-- _______________________________________________ Dri-devel mailing list [email protected] https://lists.sourceforge.net/lists/listinfo/dri-devel
