On Wed, 2002-10-23 at 02:34, Keith Packard wrote: > The problem with cached writes is that each cacheline will be brought into > cache when the first write is issued. If the memory is across the PCI
Even the K6 has stuff to work on a partial cache line while filling it. ------------------------------------------------------- This sf.net emial is sponsored by: Influence the future of Java(TM) technology. Join the Java Community Process(SM) (JCP(SM)) program now. http://ads.sourceforge.net/cgi-bin/redirect.pl?sunm0002en _______________________________________________ Dri-devel mailing list [EMAIL PROTECTED] https://lists.sourceforge.net/lists/listinfo/dri-devel
