[PATCH 04/72] ARM: i.MX6: use pll2_pfd0_352m as clock root of ipu_di

[Steve Longerbeam]

AS pll5_video_div has already been used as clock root for ldb_di,
so use pll2_pfd0_352m as clock root of ipu_di for HDMI.

Signed-off-by: Jiada Wang <jiada_wang at mentor.com>
Signed-off-by: Steve Longerbeam <steve_longerbeam at mentor.com>
---
 arch/arm/mach-imx/clk-imx6q.c |    8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c
index 4e79da7..86b58fc 100644
--- a/arch/arm/mach-imx/clk-imx6q.c
+++ b/arch/arm/mach-imx/clk-imx6q.c
@@ -483,10 +483,10 @@ static void __init imx6q_clocks_init(struct device_node 
*ccm_node)
                clk_set_parent(clk[IMX6QDL_CLK_LDB_DI1_SEL], 
clk[IMX6QDL_CLK_PLL5_VIDEO_DIV]);
        }

-       clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI0_PRE_SEL], 
clk[IMX6QDL_CLK_PLL5_VIDEO_DIV]);
-       clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI1_PRE_SEL], 
clk[IMX6QDL_CLK_PLL5_VIDEO_DIV]);
-       clk_set_parent(clk[IMX6QDL_CLK_IPU2_DI0_PRE_SEL], 
clk[IMX6QDL_CLK_PLL5_VIDEO_DIV]);
-       clk_set_parent(clk[IMX6QDL_CLK_IPU2_DI1_PRE_SEL], 
clk[IMX6QDL_CLK_PLL5_VIDEO_DIV]);
+       clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI0_PRE_SEL], 
clk[IMX6QDL_CLK_PLL2_PFD0_352M]);
+       clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI1_PRE_SEL], 
clk[IMX6QDL_CLK_PLL2_PFD0_352M]);
+       clk_set_parent(clk[IMX6QDL_CLK_IPU2_DI0_PRE_SEL], 
clk[IMX6QDL_CLK_PLL2_PFD0_352M]);
+       clk_set_parent(clk[IMX6QDL_CLK_IPU2_DI1_PRE_SEL], 
clk[IMX6QDL_CLK_PLL2_PFD0_352M]);
        clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI0_SEL], 
clk[IMX6QDL_CLK_IPU1_DI0_PRE]);
        clk_set_parent(clk[IMX6QDL_CLK_IPU1_DI1_SEL], 
clk[IMX6QDL_CLK_IPU1_DI1_PRE]);
        clk_set_parent(clk[IMX6QDL_CLK_IPU2_DI0_SEL], 
clk[IMX6QDL_CLK_IPU2_DI0_PRE]);
-- 
1.7.9.5