On 12/3/2014 8:39 AM, Sebastian Huber wrote: > Looks good. +1 Five instructions on this path is important. > On 03/12/14 15:29, Daniel Hellstrom wrote: >> * Coding style cleanups. >> * Use OS reserved trap 0x89 for IRQ Disable >> * Use OS reserved trap 0x8A for IRQ Enable >> * Add to SPARC CPU supplement documentation >> >> This will result in faster Disable/Enable code since the >> system trap handler does not need to decode which function >> the user wants. Besides the IRQ disable/enabled can now >> be inline which avoids the caller to take into account that >> o0-o7+g1-g4 registers are destroyed by trap handler. >> >> It was also possible to reduce the interrupt trap handler by >> five instructions due to this.
-- Joel Sherrill, Ph.D. Director of Research & Development joel.sherr...@oarcorp.com On-Line Applications Research Ask me about RTEMS: a free RTOS Huntsville AL 35805 Support Available (256) 722-9985 _______________________________________________ devel mailing list devel@rtems.org http://lists.rtems.org/mailman/listinfo/devel
