--- Begin Message ---
Source: intel-microcode
Source-Version: 3.20250512.1~deb12u1
Done: Henrique de Moraes Holschuh <h...@debian.org>
We believe that the bug you reported is fixed in the latest version of
intel-microcode, which is due to be installed in the Debian FTP archive.
A summary of the changes between this version and the previous one is
attached.
Thank you for reporting the bug, which will now be closed. If you
have further comments please address them to 1105...@bugs.debian.org,
and the maintainer will reopen the bug report if appropriate.
Debian distribution maintenance software
pp.
Henrique de Moraes Holschuh <h...@debian.org> (supplier of updated
intel-microcode package)
(This message was generated automatically at their request; if you
believe that there is a problem with it please contact the archive
administrators by mailing ftpmas...@ftp-master.debian.org)
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
Format: 1.8
Date: Sun, 18 May 2025 20:06:42 -0300
Source: intel-microcode
Architecture: source
Version: 3.20250512.1~deb12u1
Distribution: bookworm-security
Urgency: high
Maintainer: Henrique de Moraes Holschuh <h...@debian.org>
Changed-By: Henrique de Moraes Holschuh <h...@debian.org>
Closes: 1105172
Changes:
intel-microcode (3.20250512.1~deb12u1) bookworm-security; urgency=high
.
* Backport to bookworm-security
* debian/rules: revert use of /usr/lib/firmware for deb12
.
intel-microcode (3.20250512.1) unstable; urgency=high
.
* New upstream microcode datafile 20250512 (closes: #1105172)
- Mitigations for INTEL-SA-01153 (ITS: Indirect Target Selection):
CVE-2024-28956: Processor may incompletely mitigate Branch Target
Injection due to indirect branch predictions that are not fully
constrained by eIBRS nor by the IBPB barrier. Part of the "Training
Solo" set of vulnerabilities.
- Mitigations for INTEL-SA-01244:
CVE-2025-20103: Insufficient resource pool in the core management
mechanism for some Intel Processors may allow an authenticated user
to potentially enable denial of service via local access.
CVE-2025-20054: Uncaught exception in the core management mechanism
for some Intel Processors may allow an authenticated user to
potentially enable denial of service via local access.
- Mitigations for INTEL-SA-01247:
CVE-2024-43420, CVE-2025-20623: Exposure of sensitive information
caused by shared microarchitectural predictor state that influences
transient execution for some Intel Atom and some Intel Core
processors (10th Generation) may allow an authenticated user to
potentially enable information disclosure via local access.
CVE-2024-45332 (Branch Privilege Injection): Exposure of sensitive
information caused by shared microarchitectural predictor state that
influences transient execution in the indirect branch predictors for
some Intel Processors may allow an authenticated user to potentially
enable information disclosure via local access.
- Mitigations for INTEL-SA-01322:
CVE-2025-24495 (Training Solo): Incorrect initialization of resource
in the branch prediction unit for some Intel Core Ultra Processors
may allow an authenticated user to potentially enable information
disclosure via local access (IBPB bypass)
CVE-2025-20012 (Training Solo): Incorrect behavior order for some
Intel Core Ultra Processors may allow an unauthenticated user to
potentially enable information disclosure via physical access.
- Improved fix for the Vmin Shift Instability for the Intel Core 13th
and 14th gen processors under low-activity scenarios (sig 0xb0671).
This microcode update is supposed to be delivered as a system
firmware update, but according to Intel it should be effective when
loaded by the operating system if the system firmware has revision
0x12e.
- Fixes for unspecified functional issues on several processor models
* New microcodes or new extended signatures:
sig 0x000a06d1, pf_mask 0x95, 2025-02-07, rev 0x10003a2, size 1664000
sig 0x000a06d1, pf_mask 0x20, 2025-02-07, rev 0xa0000d1, size 1635328
sig 0x000b0650, pf_mask 0x80, 2025-03-18, rev 0x000a, size 136192
sig 0x000b06d1, pf_mask 0x80, 2025-03-18, rev 0x011f, size 79872
sig 0x000c0662, pf_mask 0x82, 2025-03-20, rev 0x0118, size 90112
sig 0x000c06a2, pf_mask 0x82, 2025-03-20, rev 0x0118
sig 0x000c0652, pf_mask 0x82, 2025-03-20, rev 0x0118
sig 0x000c0664, pf_mask 0x82, 2025-03-20, rev 0x0118
* Updated microcodes:
sig 0x00050657, pf_mask 0xbf, 2024-12-12, rev 0x5003901, size 39936
sig 0x0005065b, pf_mask 0xbf, 2024-12-12, rev 0x7002b01, size 30720
sig 0x000606a6, pf_mask 0x87, 2025-01-07, rev 0xd000404, size 309248
sig 0x000606c1, pf_mask 0x10, 2025-01-07, rev 0x10002d0, size 300032
sig 0x000706a8, pf_mask 0x01, 2024-12-05, rev 0x0026, size 76800
sig 0x000706e5, pf_mask 0x80, 2025-01-07, rev 0x00ca, size 115712
sig 0x000806c1, pf_mask 0x80, 2024-12-01, rev 0x00bc, size 112640
sig 0x000806c2, pf_mask 0xc2, 2024-12-01, rev 0x003c, size 99328
sig 0x000806d1, pf_mask 0xc2, 2024-12-11, rev 0x0056, size 105472
sig 0x000806ec, pf_mask 0x94, 2024-11-17, rev 0x0100, size 106496
sig 0x000806f8, pf_mask 0x87, 2025-01-28, rev 0x2b000639, size 591872
sig 0x000806f7, pf_mask 0x87, 2025-01-28, rev 0x2b000639
sig 0x000806f6, pf_mask 0x87, 2025-01-28, rev 0x2b000639
sig 0x000806f5, pf_mask 0x87, 2025-01-28, rev 0x2b000639
sig 0x000806f4, pf_mask 0x87, 2025-01-28, rev 0x2b000639
sig 0x000806f8, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7, size 624640
sig 0x000806f6, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
sig 0x000806f5, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
sig 0x000806f4, pf_mask 0x10, 2025-01-28, rev 0x2c0003f7
sig 0x00090672, pf_mask 0x07, 2024-12-12, rev 0x003a, size 226304
sig 0x00090675, pf_mask 0x07, 2024-12-12, rev 0x003a
sig 0x000b06f2, pf_mask 0x07, 2024-12-12, rev 0x003a
sig 0x000b06f5, pf_mask 0x07, 2024-12-12, rev 0x003a
sig 0x000b06f6, pf_mask 0x07, 2024-12-12, rev 0x003a
sig 0x000b06f7, pf_mask 0x07, 2024-12-12, rev 0x003a
sig 0x000906a3, pf_mask 0x80, 2024-12-12, rev 0x0437, size 224256
sig 0x000906a4, pf_mask 0x80, 2024-12-12, rev 0x0437
sig 0x000906a4, pf_mask 0x40, 2024-12-06, rev 0x000a, size 119808
sig 0x000906ed, pf_mask 0x22, 2024-11-14, rev 0x0104, size 106496
sig 0x000a0652, pf_mask 0x20, 2024-11-14, rev 0x0100, size 97280
sig 0x000a0653, pf_mask 0x22, 2024-11-14, rev 0x0100, size 98304
sig 0x000a0655, pf_mask 0x22, 2024-11-14, rev 0x0100, size 97280
sig 0x000a0660, pf_mask 0x80, 2024-11-14, rev 0x0102, size 98304
sig 0x000a0661, pf_mask 0x80, 2024-11-14, rev 0x0100, size 97280
sig 0x000a0671, pf_mask 0x02, 2024-12-01, rev 0x0064, size 108544
sig 0x000a06a4, pf_mask 0xe6, 2025-02-13, rev 0x0024, size 140288
sig 0x000a06f3, pf_mask 0x01, 2025-02-10, rev 0x3000341, size 1542144
sig 0x000b0671, pf_mask 0x32, 2025-03-17, rev 0x012f, size 219136
sig 0x000b0674, pf_mask 0x32, 2025-03-17, rev 0x012f
sig 0x000b06a2, pf_mask 0xe0, 2025-01-15, rev 0x4128, size 224256
sig 0x000b06a3, pf_mask 0xe0, 2025-01-15, rev 0x4128
sig 0x000b06a8, pf_mask 0xe0, 2025-01-15, rev 0x4128
sig 0x000b06e0, pf_mask 0x19, 2024-12-06, rev 0x001d, size 139264
sig 0x000c06f2, pf_mask 0x87, 2025-03-14, rev 0x210002a9, size 563200
sig 0x000c06f1, pf_mask 0x87, 2025-03-14, rev 0x210002a9
* Removed microcodes (ES/QS steppings):
sig 0x00050656, pf_mask 0xbf, 2023-07-28, rev 0x4003605, size 38912
sig 0x000c06f1, pf_mask 0x87, 2025-03-14, rev 0x210002a9 [EXCLUDED]
* Makefile: exclude QS/ES steppings 0x50656, 0xc06f1.
* Makefile: add targets to create split F-M-S /lib/firmware dir
* debian/rules: use new intel-ucode-{fw,fw64} Makefile targets
Removes from the binary package the F-M-S files for extended signatures
that were excluded by IUC_EXCLUDE.
* source: update symlinks to reflect id of the latest release, 20250512
Checksums-Sha1:
f27a370736975d483538dc7faaa120ec8d7407af 1833
intel-microcode_3.20250512.1~deb12u1.dsc
a437c3dc010f640b8a9de78b29c5dc2cfbd41f43 11582944
intel-microcode_3.20250512.1~deb12u1.tar.xz
1e3429aa4624437e85bb5f71e89afffd06ac2b52 6242
intel-microcode_3.20250512.1~deb12u1_amd64.buildinfo
Checksums-Sha256:
63dcae7d3de0f7b10d7c20761966fdf5c3befd784d3a7b7a2664375884b09e14 1833
intel-microcode_3.20250512.1~deb12u1.dsc
29b24b97e83deac8738d80a062a62ef4c38322b2beffb7bd14916af3a1db8a3c 11582944
intel-microcode_3.20250512.1~deb12u1.tar.xz
19c8e16226ccf0a29fd6768eb1a465dbc99fed846ae308fffa5321300fd925e1 6242
intel-microcode_3.20250512.1~deb12u1_amd64.buildinfo
Files:
44a8c70f9b4d8bb23d49b690fc191ad0 1833 non-free-firmware/admin standard
intel-microcode_3.20250512.1~deb12u1.dsc
0680ec8f2b4aad4d93b823c6af50dec2 11582944 non-free-firmware/admin standard
intel-microcode_3.20250512.1~deb12u1.tar.xz
9e4e2d0e2e967e4a0283ff082d203a3a 6242 non-free-firmware/admin standard
intel-microcode_3.20250512.1~deb12u1_amd64.buildinfo
-----BEGIN PGP SIGNATURE-----
iQIzBAEBCgAdFiEEpvbMGUAhfu+gsYOwlOXoPKamj0cFAmgqah8ACgkQlOXoPKam
j0euFg//ahUazRbzeIPtNZZFvl8fbvhF4CgZrY2bl2I40SK5dw9qlDASHFHTlEvQ
iRqQWMuMHc/n1KcsDqWeBhulzRz0oOdqCHGN2G8PxsA39PmFUKZ9vqCj4H+U40l5
VX0/+N9qFwqbR9vT0eNp/jAc9RQx3bNM56ZJtpAKij/0QWkftMTKnj1XS8rpxItt
Led9A6uVl+ne0VoGflav5TtguEG7ptHzizBWiUzuO7us4YAvQUVHMo+XGVtONipp
rl6Ur7IPCfJZs4s7J+BPEzimZ8FAl2AUHyNC9MatX95mzX8Pa7TG+ZFuA1o3IFFG
yAjNxCDCIrbSI84UJ1EKz7wyISHFR5UcnKY504QQXL6STZ/2HQjyamDKGEl+B7Rg
ZyeleywupKQZXULfhww/FQ/cYHHTeiaIhqT7vfEz/SsF9gpjTX7kO1t5abKKyivR
RjSKwpvbYOTZfy+LmgXufK1SmujJb655lN5XNRU4TI5HnpNABkNDs6KnbM0vhZvz
Xgp7U8VN/MAEdcc63JWJCL70YInJx7kTjIyjvf/PyFH0ETiDl/qrP6ZMPyIr9Lq1
uc4i2fNWz4sjaPdlRWFD0cznPBzurl38hQklwXfSO0+FcDh5SJKAVxskf4LA6/RD
x+nUwM9mkbg/99Y2zh8kX6cEF22hXuVLwuNCEAk1y8bZDV7tSkg=
=/L0u
-----END PGP SIGNATURE-----
pgphd62MgDRlv.pgp
Description: PGP signature
--- End Message ---
