This is an automated email from the ASF dual-hosted git repository.

github-actions[bot] pushed a change to branch update-hw-ci-badges
in repository https://gitbox.apache.org/repos/asf/mynewt-core.git


    from e190f838f asf.yaml: Add branch protection ruleset
     add e64e69609 tinyusb/msc_fat_view: Check image only when it is fully 
written
     add 10e33551f hw/mcu/pic32mz: Configure interrupt controller in SystemInit
     add a40ddf1cf compiler: Add COMPILER_WERROR setting
     add 1640ebe57 ci: Report style issues even with skip-style-check label
     add b8ce5885b mcu/stm32h5: Use STM32H503xx in pin configuration
     add b26015465 hw/bsp: Add WeAct STM32H503CB board

No new revisions were added by this update.

Summary of changes:
 .github/workflows/check_compliance.yml             |  12 ++-
 .rat-excludes                                      |   1 +
 compiler/arm-none-eabi-m0/compiler.yml             |  10 +-
 .../arm-none-eabi-m0}/syscfg.yml                   |   7 +-
 compiler/arm-none-eabi-m3/compiler.yml             |   3 +-
 compiler/arm-none-eabi-m3/syscfg.yml               |   6 ++
 compiler/arm-none-eabi-m33/compiler.yml            |   3 +-
 compiler/arm-none-eabi-m33/syscfg.yml              |   5 +
 compiler/arm-none-eabi-m4/compiler.yml             |   3 +-
 compiler/arm-none-eabi-m4/syscfg.yml               |   5 +
 compiler/arm-none-eabi-m7/compiler.yml             |   3 +-
 compiler/arm-none-eabi-m7/syscfg.yml               |   5 +
 compiler/riscv-none-embed/compiler.yml             |   3 +-
 .../riscv-none-embed}/syscfg.yml                   |   7 +-
 compiler/riscv64-unknown-elf-sifive/compiler.yml   |   3 +-
 .../riscv64-unknown-elf-sifive}/syscfg.yml         |   7 +-
 compiler/sim-armv7/compiler.yml                    |   3 +-
 .../sim-armv7}/syscfg.yml                          |   7 +-
 compiler/sim/compiler.yml                          |   3 +-
 .../break_hook_example => compiler/sim}/syscfg.yml |   7 +-
 hw/bsp/{blackpill411ce => weact_h503cb}/bsp.yml    | 103 +++++++++++--------
 hw/bsp/{nucleo-h563zi => weact_h503cb}/debug.sh    |   0
 .../include/bsp/bsp.h                              |  15 +--
 .../include/bsp/stm32h5xx_hal_conf.h               |   8 --
 .../link/include/bsp_config.ld.h                   |   0
 hw/bsp/{nucleo-h563zi => weact_h503cb}/pkg.yml     |   9 +-
 .../{nucleo-f103rb => weact_h503cb}/src/hal_bsp.c  | 101 ++++++++++---------
 hw/bsp/weact_h503cb/syscfg.yml                     | 109 +++++++++++++++++++++
 hw/mcu/microchip/pic32mz/src/system_pic32.c        |  18 ++++
 hw/mcu/stm/stm32h5xx/include/mcu/stm32_pin_cfg.h   |   2 +-
 hw/usb/tinyusb/msc_fat_view/src/update_handler.c   |  44 +++++++++
 kernel/os/src/arch/pic32/os_arch_pic32.c           |  16 ---
 32 files changed, 373 insertions(+), 155 deletions(-)
 copy {hw/util/break_hook_example => compiler/arm-none-eabi-m0}/syscfg.yml (81%)
 copy {hw/util/break_hook_example => compiler/riscv-none-embed}/syscfg.yml (81%)
 copy {hw/util/break_hook_example => 
compiler/riscv64-unknown-elf-sifive}/syscfg.yml (80%)
 copy {hw/util/break_hook_example => compiler/sim-armv7}/syscfg.yml (82%)
 copy {hw/util/break_hook_example => compiler/sim}/syscfg.yml (82%)
 copy hw/bsp/{blackpill411ce => weact_h503cb}/bsp.yml (57%)
 copy hw/bsp/{nucleo-h563zi => weact_h503cb}/debug.sh (100%)
 mode change 100644 => 100755
 copy hw/bsp/{weact_g431cb => weact_h503cb}/include/bsp/bsp.h (83%)
 copy hw/bsp/{nucleo-h563zi => weact_h503cb}/include/bsp/stm32h5xx_hal_conf.h 
(96%)
 copy hw/bsp/{weact_g431cb => weact_h503cb}/link/include/bsp_config.ld.h (100%)
 copy hw/bsp/{nucleo-h563zi => weact_h503cb}/pkg.yml (87%)
 copy hw/bsp/{nucleo-f103rb => weact_h503cb}/src/hal_bsp.c (65%)
 create mode 100644 hw/bsp/weact_h503cb/syscfg.yml

Reply via email to