================
@@ -2604,6 +2604,52 @@ static bool interp__builtin_elementwise_int_binop(
return true;
}
+static bool
+interp__builtin_x86_pack(InterpState &S, CodePtr, const CallExpr *E,
+ llvm::function_ref<APInt(const APSInt &)> PackFn) {
+ const auto *VT0 = E->getArg(0)->getType()->castAs<VectorType>();
+ const auto *VT1 = E->getArg(1)->getType()->castAs<VectorType>();
+ assert(VT0 && VT1 && "pack builtin VT0 and VT1 must be VectorType");
+ assert(VT0->getElementType() == VT1->getElementType() &&
+ VT0->getNumElements() == VT1->getNumElements() &&
+ "pack builtin VT0 and VT1 ElementType must be same");
+
+ const Pointer &RHS = S.Stk.pop<Pointer>();
+ const Pointer &LHS = S.Stk.pop<Pointer>();
+ const Pointer &Dst = S.Stk.peek<Pointer>();
+
+ const ASTContext &ASTCtx = S.getASTContext();
+ const unsigned SrcBits = ASTCtx.getIntWidth(VT0->getElementType());
+ const unsigned LHSVecLen = VT0->getNumElements();
+ const unsigned VectorBits = LHSVecLen * SrcBits;
+ const unsigned SrcPerLane = VectorBits >= 128 ? (128 / SrcBits) : LHSVecLen;
----------------
RKSimon wrote:
Can VectorBits be less than 128? The MMX intrinsics now use the SSE 128-bit
variants
https://github.com/llvm/llvm-project/pull/156003
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
