================
@@ -254,11 +256,20 @@ static bool CompressEVEXImpl(MachineInstr &MI, const 
X86Subtarget &ST) {
     }
   }
 
+  bool IsWithReloc = false;
+  if (X86EnableAPXForRelocation) {
+    int MemOpNo = X86II::getMemoryOperandNo(MI.getDesc().TSFlags) +
+                  X86II::getOperandBias(MI.getDesc());
+    MachineOperand &MO = MI.getOperand(X86::AddrDisp + MemOpNo);
+    if (MO.getTargetFlags() == X86II::MO_GOTTPOFF)
----------------
phoebewang wrote:

Maybe only an assert? We have handled NDD case. NF only generated if it is an 
NDD instruction.

https://github.com/llvm/llvm-project/pull/136660
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits

Reply via email to