[clang] [llvm] [RISCV] Add Qualcomm uC Xqciint (Interrupts) extension (PR #122256)

[Sam Elliott via cfe-commits]

================
@@ -313,6 +313,7 @@ enum OperandType : unsigned {
   OPERAND_UIMM8_LSB000,
   OPERAND_UIMM8_GE32,
   OPERAND_UIMM9_LSB000,
+  OPERAND_UIMM10,
----------------
lenary wrote:

Please can you add `CASE_OPERAND_UIMM(10)` to the right place in 
`RISCVInstrInfo::verifyInstruction`?

https://github.com/llvm/llvm-project/pull/122256
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits