[clang] [llvm] [RISCV] Implement Clang Builtins for XCValu Extension in CV32E40P (PR #100684)

[Craig Topper via cfe-commits]

================
@@ -22150,18 +22150,13 @@ Value *CodeGenFunction::EmitRISCVBuiltinExpr(unsigned 
BuiltinID,
   case RISCV::BI__builtin_riscv_cv_alu_extbz:
     ID = Intrinsic::riscv_cv_alu_extbz;
     break;
-  case RISCV::BI__builtin_riscv_cv_alu_exths:
-    ID = Intrinsic::riscv_cv_alu_exths;
-    break;
+  case RISCV::BI__builtin_riscv_cv_alu_exths: {
----------------
topperc wrote:

Why not do this for extbz and extbs too?

https://github.com/llvm/llvm-project/pull/100684
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits