[clang] [compiler-rt] [llvm] [RISCV] Support new groupid/bitmask for cpu_model (PR #101632)

[Craig Topper via cfe-commits]

================
@@ -14390,8 +14390,10 @@ Value *CodeGenFunction::EmitRISCVCpuSupports(const 
CallExpr *E) {
     return FeaturesBit;
   };
 
-  int BitPos = RISCVISAInfo::getRISCVFeaturesBitPosition(FeatureStr);
-  int GroupID = RISCVISAInfo::getRISCVFeaturesGroupID(FeatureStr);
+  std::pair<int, int> BitsInfo =
----------------
topperc wrote:

`auto [GroupID, BitPos] = RISCVISAInfo::getRISCVFeaturesBitsInfo(FeatureStr)`

https://github.com/llvm/llvm-project/pull/101632
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits