================
@@ -1020,3 +1020,64 @@ std::string
RISCVISAInfo::getTargetFeatureForExtension(StringRef Ext) {
return isExperimentalExtension(Name) ? "experimental-" + Name.str()
: Name.str();
}
+
+struct RISCVExtBit {
+ const StringRef ext;
+ uint64_t bitpos;
+};
+
+/// Maps extensions with assigned bit positions within group 0 of
+/// __riscv_features_bits to their respective bit position. At the
+/// moment all extensions are within group 0.
+static RISCVExtBit RISCVGroup0BitPositions[] = {
----------------
BeMg wrote:
One reason we choose the `tablegen` approach is trying to maintain the
everything relate to extension (In this case is groupID/bitPos) inside
`RISCVFeatures.td`.
How about land https://github.com/llvm/llvm-project/pull/94440 now, and replace
this struct with tablegen generated `.inc` file? Or maybe we could replace it
after 19.x release?
https://github.com/llvm/llvm-project/pull/99700
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
