[llvm] [clang] [SPARC] Support reserving arbitrary general purpose registers (PR #74927)

[Sergei Barannikov via cfe-commits]

================
@@ -82,6 +88,13 @@ class SparcSubtarget : public SparcGenSubtargetInfo {
     return is64Bit() ? 2047 : 0;
   }
 
+  bool isRegisterReserved(MCPhysReg PhysReg) const {
+    if (PhysReg >= SP::G0 && PhysReg <= SP::O7)
+      return ReserveRegister[PhysReg - SP::G0];
----------------
s-barannikov wrote:

I wouldn't bother "compacting" a BitVector. This would also allow reserving 
other registers in the future and not depend on exact values of enum members.

https://github.com/llvm/llvm-project/pull/74927
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits