[clang] [llvm] [SPARC] Support reserving arbitrary general purpose registers (PR #74927)

[Sergei Barannikov via cfe-commits]

================
@@ -29,6 +29,12 @@ namespace llvm {
 class StringRef;
 
 class SparcSubtarget : public SparcGenSubtargetInfo {
+  // Reserve*Register[i] - *#i is not available as a general purpose register.
+  BitVector ReserveGRegister;
----------------
s-barannikov wrote:

I was thinking about something like
’"ReservedRegisters[SP::G0 + " # i # "]"’. Would that work?

https://github.com/llvm/llvm-project/pull/74927
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits