gonglingqin created this revision.
gonglingqin added reviewers: xen0n, xry111, SixWeining, wangleiat, MaskRay,
XiaodongLoong.
Herald added a subscriber: StephenFan.
Herald added a project: All.
gonglingqin requested review of this revision.
Herald added a project: clang.
Herald added a subscriber: cfe-commits.
Add testcases calling macros to the implemented privileged intrinsics
as discussed in D139288 <https://reviews.llvm.org/D139288>. The intrinsics
involved include ibar, dbar,
break, syscall, and CRC check intrinsics.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D139397
Files:
clang/test/CodeGen/LoongArch/intrinsic-la64.c
clang/test/CodeGen/LoongArch/intrinsic.c
Index: clang/test/CodeGen/LoongArch/intrinsic.c
===================================================================
--- clang/test/CodeGen/LoongArch/intrinsic.c
+++ clang/test/CodeGen/LoongArch/intrinsic.c
@@ -9,55 +9,67 @@
// LA32-LABEL: @dbar(
// LA32-NEXT: entry:
// LA32-NEXT: call void @llvm.loongarch.dbar(i32 0)
+// LA32-NEXT: call void @llvm.loongarch.dbar(i32 0)
// LA32-NEXT: ret void
//
// LA64-LABEL: @dbar(
// LA64-NEXT: entry:
// LA64-NEXT: call void @llvm.loongarch.dbar(i32 0)
+// LA64-NEXT: call void @llvm.loongarch.dbar(i32 0)
// LA64-NEXT: ret void
//
void dbar() {
- return __builtin_loongarch_dbar(0);
+ __dbar(0);
+ __builtin_loongarch_dbar(0);
}
// LA32-LABEL: @ibar(
// LA32-NEXT: entry:
// LA32-NEXT: call void @llvm.loongarch.ibar(i32 0)
+// LA32-NEXT: call void @llvm.loongarch.ibar(i32 0)
// LA32-NEXT: ret void
//
// LA64-LABEL: @ibar(
// LA64-NEXT: entry:
// LA64-NEXT: call void @llvm.loongarch.ibar(i32 0)
+// LA64-NEXT: call void @llvm.loongarch.ibar(i32 0)
// LA64-NEXT: ret void
//
void ibar() {
- return __builtin_loongarch_ibar(0);
+ __ibar(0);
+ __builtin_loongarch_ibar(0);
}
// LA32-LABEL: @loongarch_break(
// LA32-NEXT: entry:
// LA32-NEXT: call void @llvm.loongarch.break(i32 1)
+// LA32-NEXT: call void @llvm.loongarch.break(i32 1)
// LA32-NEXT: ret void
//
// LA64-LABEL: @loongarch_break(
// LA64-NEXT: entry:
// LA64-NEXT: call void @llvm.loongarch.break(i32 1)
+// LA64-NEXT: call void @llvm.loongarch.break(i32 1)
// LA64-NEXT: ret void
//
void loongarch_break() {
+ __break(1);
__builtin_loongarch_break(1);
}
// LA32-LABEL: @syscall(
// LA32-NEXT: entry:
// LA32-NEXT: call void @llvm.loongarch.syscall(i32 1)
+// LA32-NEXT: call void @llvm.loongarch.syscall(i32 1)
// LA32-NEXT: ret void
//
// LA64-LABEL: @syscall(
// LA64-NEXT: entry:
// LA64-NEXT: call void @llvm.loongarch.syscall(i32 1)
+// LA64-NEXT: call void @llvm.loongarch.syscall(i32 1)
// LA64-NEXT: ret void
//
void syscall() {
+ __syscall(1);
__builtin_loongarch_syscall(1);
}
Index: clang/test/CodeGen/LoongArch/intrinsic-la64.c
===================================================================
--- clang/test/CodeGen/LoongArch/intrinsic-la64.c
+++ clang/test/CodeGen/LoongArch/intrinsic-la64.c
@@ -5,72 +5,104 @@
// CHECK-LABEL: @crc_w_b_w(
// CHECK-NEXT: entry:
-// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.b.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 24
+// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 24
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.b.w(i32 [[CONV_I]], i32 [[B:%.*]])
+// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crc.w.b.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crc_w_b_w(int a, int b) {
- return __builtin_loongarch_crc_w_b_w(a, b);
+ int c = __crc_w_b_w(a, b);
+ int d = __builtin_loongarch_crc_w_b_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crc_w_h_w(
// CHECK-NEXT: entry:
-// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.h.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 16
+// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 16
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.h.w(i32 [[CONV_I]], i32 [[B:%.*]])
+// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crc.w.h.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crc_w_h_w(int a, int b) {
- return __builtin_loongarch_crc_w_h_w(a, b);
+ int c = __crc_w_h_w(a, b);
+ int d = __builtin_loongarch_crc_w_h_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crc_w_w_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.w.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.w.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crc_w_w_w(int a, int b) {
- return __builtin_loongarch_crc_w_w_w(a, b);
+ int c = __crc_w_w_w(a, b);
+ int d = __builtin_loongarch_crc_w_w_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crc_w_d_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crc.w.d.w(i64 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crc.w.d.w(i64 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crc_w_d_w(long int a, int b) {
- return __builtin_loongarch_crc_w_d_w(a, b);
+ int c = __crc_w_d_w(a, b);
+ int d = __builtin_loongarch_crc_w_d_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crcc_w_b_w(
// CHECK-NEXT: entry:
-// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.b.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 24
+// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 24
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.b.w(i32 [[CONV_I]], i32 [[B:%.*]])
+// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crcc.w.b.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crcc_w_b_w(int a, int b) {
- return __builtin_loongarch_crcc_w_b_w(a, b);
+ int c = __crcc_w_b_w(a, b);
+ int d = __builtin_loongarch_crcc_w_b_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crcc_w_h_w(
// CHECK-NEXT: entry:
-// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.h.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP0:%.*]] = shl i32 [[A:%.*]], 16
+// CHECK-NEXT: [[CONV_I:%.*]] = ashr exact i32 [[TMP0]], 16
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.h.w(i32 [[CONV_I]], i32 [[B:%.*]])
+// CHECK-NEXT: [[TMP2:%.*]] = tail call i32 @llvm.loongarch.crcc.w.h.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crcc_w_h_w(int a, int b) {
- return __builtin_loongarch_crcc_w_h_w(a, b);
+ int c = __crcc_w_h_w(a, b);
+ int d = __builtin_loongarch_crcc_w_h_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crcc_w_w_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.w.w(i32 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.w.w(i32 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crcc_w_w_w(int a, int b) {
- return __builtin_loongarch_crcc_w_w_w(a, b);
+ int c = __crcc_w_w_w(a, b);
+ int d = __builtin_loongarch_crcc_w_w_w(a, b);
+ return 0;
}
// CHECK-LABEL: @crcc_w_d_w(
// CHECK-NEXT: entry:
// CHECK-NEXT: [[TMP0:%.*]] = tail call i32 @llvm.loongarch.crcc.w.d.w(i64 [[A:%.*]], i32 [[B:%.*]])
-// CHECK-NEXT: ret i32 [[TMP0]]
+// CHECK-NEXT: [[TMP1:%.*]] = tail call i32 @llvm.loongarch.crcc.w.d.w(i64 [[A]], i32 [[B]])
+// CHECK-NEXT: ret i32 0
//
int crcc_w_d_w(long int a, int b) {
- return __builtin_loongarch_crcc_w_d_w(a, b);
+ int c = __crcc_w_d_w(a, b);
+ int d = __builtin_loongarch_crcc_w_d_w(a, b);
+ return 0;
}
_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
