craig.topper added inline comments.
================ Comment at: llvm/lib/Target/RISCV/RISCVSubtarget.h:185 + bool hasVInstructionsF16() const { + return HasStdExtV || (HasStdExtZve32f && HasStdExtZfh); + } ---------------- This should be `(HasStdExtV || HasStdExtZve32f) && HasStdExtZfh`. V does mean f16 vectors are enabled. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D117854/new/ https://reviews.llvm.org/D117854 _______________________________________________ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits