This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rGed31ff9c7a9e: [AArch64][SVE] Add missing target require to test (authored by bsmith).
Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D104643/new/ https://reviews.llvm.org/D104643 Files: clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c Index: clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c =================================================================== --- clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c +++ clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c @@ -2,6 +2,7 @@ // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=512 | FileCheck %s --check-prefixes=CHECK,CHECK512 // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=1024 | FileCheck %s --check-prefixes=CHECK,CHECK1024 // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=2048 | FileCheck %s --check-prefixes=CHECK,CHECK2048 +// REQUIRES: aarch64-registered-target #include <arm_sve.h>
Index: clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c =================================================================== --- clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c +++ clang/test/CodeGen/aarch64-sve-vector-bits-codegen.c @@ -2,6 +2,7 @@ // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=512 | FileCheck %s --check-prefixes=CHECK,CHECK512 // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=1024 | FileCheck %s --check-prefixes=CHECK,CHECK1024 // RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +sve -fallow-half-arguments-and-returns -O2 -S -o - %s -msve-vector-bits=2048 | FileCheck %s --check-prefixes=CHECK,CHECK2048 +// REQUIRES: aarch64-registered-target #include <arm_sve.h>
_______________________________________________ cfe-commits mailing list cfe-commits@lists.llvm.org https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
