[PATCH] D76929: [AArch64][SVE] Add SVE intrinsic for LD1RQ

[Sander de Smalen via Phabricator via cfe-commits]

sdesmalen added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:11621
+  if (VT.isFloatingPoint()) {
+    SDValue LoadChain = SDValue(Load.getNode(), 1);
+    Load = DAG.getMergeValues(
----------------
It seems like the LoadChain is lost if VT is of integer type.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D76929/new/

https://reviews.llvm.org/D76929



_______________________________________________
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits