https://sourceware.org/bugzilla/show_bug.cgi?id=20145

            Bug ID: 20145
           Summary: Improve x86 .noXXX directives
           Product: binutils
           Version: 2.27 (HEAD)
            Status: NEW
          Severity: normal
          Priority: P2
         Component: gas
          Assignee: unassigned at sourceware dot org
          Reporter: hjl.tools at gmail dot com
                CC: kirill.yukhin at intel dot com
  Target Milestone: ---
            Target: x86

X86 assembler should support

.arch .noXXX

to disable XXX instructions and all instructions which depend on
XXX.  We can take a look at  OPTION_MASK_ISA_XXX_UNSETs in
gcc/common/config/i386/i386-common.c.  TODO:

1. Should ".noavx" disable AVX512? Many, if not all, AVX instructions
can be encoded with AVX512. ".arch noavx" can be used to encode AVX
instructions in AVX512.
2. Extend i386-gen.c to generate CPU_ANY_XXX_FLAGS automatically.
3. Should CPU_AVX flags include MMX?
4. Should CPU_AVX flags include SSE?
5. Should CPU_AVX512 flags include MMX?
6. Should CPU_AVX512 flags include SSE?
7. Should CPU_AVX512 flags include AVX?

-- 
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
bug-binutils mailing list
bug-binutils@gnu.org
https://lists.gnu.org/mailman/listinfo/bug-binutils

Reply via email to